What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Event March 14, 2024
Join us at 16th NEV, Shanghai – 25-26th
Next Stop: 16th NEV, Shanghai We’re pleased to announce our participation at the 16th NEV International Forum in China...
Blog February 13, 2024
OLEA solution for inverter applications, now available as a booster to legacy platforms
Let’s dive into the role of the Auxiliary Function OEMs and Tier1 face challenges in integrating disruptive technology in advanced...
Event February 9, 2024
Join us at APEC 2024
Booth 452 Dive into the world of energy efficiency and enhanced performance with Silicon Mobility’s OLEA solution! We will be showcasing...