What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Event April 9, 2024
Join us Tuesday April 16th at 2.45pm (CEST) – 8.45am (EDT)
Join us next week for a FREE live webinar + Q&A with David Fresneau to discover more about this innovative...
Event March 29, 2024
Silicon Mobility wins the award for best semiconductor solution for next electrified vehicle Architecture!
A moment to be proud of 🙌🏻 We’re incredibly honored to be recognized at the 16th New Energy Vehicle International...
Event March 14, 2024
Join us at 16th NEV, Shanghai – 25-26th
Next Stop: 16th NEV, Shanghai We’re pleased to announce our participation at the 16th NEV International Forum in China...
