What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Blog November 2, 2023
OLEA APP T222 INVERTER – Now certified ASIL-D
OLEA APP T222 INVERTER is now fully ASIL-D compliant and certified, ensuring a highly safe and secure e-motor control application...
Event October 13, 2023
Booth #69 – ELIV, Bonn 2023
Join Silicon Mobility at ELIV – Electronics in Vehicles, the world’s premier congress for automotive electronics, software, and applications. Every year...
Blog October 6, 2023
OLEA U Series – FPCU Fundamentals
OLEA U Series – FPCU Fundamentals OLEA U Series, strengthen the FPCU architecture With the OLEA® U Series, Silicon...
