What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
For more information on Silicon Mobility and the OLEA product suiteContact us
Blog May 16, 2023
JOIN US ! EV TECH EXPO (The battery Show) 23-25 May, Stuttgart
Countdown: 1 Week Until EV TECH EXPO EUROPE 2023! Get ready for the most exciting event of the year!...
Event May 3, 2023
PCIM : 9-11 May 2023
The Premier event of Power Electronics Get ready for an event unlike any other! Don’t miss the excitement and...
Event April 14, 2023
Free webinar: Customize an efficient and performant SiC inverter with reference design
Join us at our free webinar to learn how to customize an efficient and performant SiC inverter with reference design...