What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Event June 24, 2024
How to Accelerate Your Automotive Embedded Design Using OLEA Technology
Huge shoutout to the entire team for a successful live webinar in Shanghai on the ElecFans platform! We’re thrilled...
Press release June 11, 2024
Introducing OLEA U310
Silicon Mobility introduces OLEA U310, a single chip solution for highly integrated powertrain domain control and energy management Silicon...
Event May 24, 2024
Join us at PCIM Europe 2024
Join us at PCIM Europe 2024 and visit booth 210, hall 5; we have exciting news to share! For the...
