The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.

The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.

This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.

Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).

Category: OLEA® T222 - Target Framework

Press contact

For more information on Silicon Mobility and the OLEA product suite

Contact us

Related Posts

Event June 17, 2022

The Electric and Hybrid Vehicle Technology Expo 2022 – Booth 10-F54

Next stop: Stuttgart Germany- The Electric and Hybrid Vehicle Technology Expo 2022 – Booth 10-F54 Next week we will be...

Blog June 2, 2022

The world’s largest EV event. Booth C01-12

What will the future of electric mobility look like? The World’s largest EV event! Join us at EVS35 booth C01-12, and...

Blog June 1, 2022

Now available with CISSOID

Silicon Mobility and CISSOID are taking the next step Save time developing compact & efficient e-motor drives Partnering with CISSOID S.A. allowed...