The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.

The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.

This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.

Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).

Press contact

For more information on Silicon Mobility and the OLEA product suite

Contact us

Related Posts

Press release February 23, 2021

Silicon Mobility Introduces OLEA® APP INVERTER, Application Software Enabling Best in Class Control of Electrified Powertrains

Sophia Antipolis, France (February 23rd,  2021) – Silicon Mobility today announced the immediate release of OLEA® APP INVERTER, a powerful...

Read more

Press release May 5, 2020

Silicon Mobility Achieves ISO 26262:2018 ASIL D Certification From SGS-TÜV Saar for OLEA® T222 FPCU

Sophia Antipolis – France (May 5th, 2020): Silicon Mobility, the technology player powering control solutions for a cleaner, safer, and...

Read more

Blog February 28, 2020

Increasing the range of EV with the same battery
– Part III – Dynamic DC-DC converter for variable voltage control

In our previous blog notes, we have explained how improving the efficiency of the powertrain of electric vehicles increases their...

Read more