To understand, improve or debug a FLU model on Hardware, the user requires access to the internal signals at every FLU-iteration (i.e. at the Data rate). Any signal within the main FLU model can be requested to be logged.
In order to trace a signal (wire), the following conditions should be respected:
– The signal must be directly connected to the output port of a standard subsystem (not a library block).
– The user shall activate the signal logging: right click on a wire, select “Properties”, tab “Logging and accessibility” and then tick “Log signal data”.

The framework will list logged signals and create a structure containing them.
At every main FLU model iteration, the signal values will be copied at their relevant addresses within the DPRAM.

Category: OLEA® T222 - Target Framework

Press contact

For more information on Silicon Mobility and the OLEA product suite

Contact us

Related Posts

Event In the press April 23, 2025

Accelerate SDV with Next-Gen SoC and Partners.

Join us at this year at Auto Show Shanghai 2025 Intel Automotive Accelerates Software-Defined Vehicles with Next-Gen SoC and Partners....

Event April 18, 2025

ACU U310 Wins 2025 PACE Pilot Award

Intel receives 2025 PACE Pilot Award   We are excited to share that our Intel Adaptive Control Unit U310 has...

Event March 3, 2025

Implementation Of A Dynamic Voltage Control Within An X-in-1 Powertrain Domain Controller

Join our live webinar on March 10th at 11:45 am EDT (16:45 pm CET) for a practical use case of...