How to trace a signal inside the FLU?
To understand, improve or debug a FLU model on Hardware, the user requires access to the internal signals at every FLU-iteration (i.e. at the Data rate). Any signal within the main FLU model can be requested to be logged.
In order to trace a signal (wire), the following conditions should be respected:
– The signal must be directly connected to the output port of a standard subsystem (not a library block).
– The user shall activate the signal logging: right click on a wire, select “Properties”, tab “Logging and accessibility” and then tick “Log signal data”.
The framework will list logged signals and create a structure containing them.
At every main FLU model iteration, the signal values will be copied at their relevant addresses within the DPRAM.
Related Posts
Event June 24, 2024
How to Accelerate Your Automotive Embedded Design Using OLEA Technology
Huge shoutout to the entire team for a successful live webinar in Shanghai on the ElecFans platform! We’re thrilled...
Press release June 11, 2024
Introducing OLEA U310
Silicon Mobility introduces OLEA U310, a single chip solution for highly integrated powertrain domain control and energy management Silicon...
Event May 24, 2024
Join us at PCIM Europe 2024
Join us at PCIM Europe 2024 and visit booth 210, hall 5; we have exciting news to share! For the...