How to trace a signal inside the FLU?
To understand, improve or debug a FLU model on Hardware, the user requires access to the internal signals at every FLU-iteration (i.e. at the Data rate). Any signal within the main FLU model can be requested to be logged.
In order to trace a signal (wire), the following conditions should be respected:
– The signal must be directly connected to the output port of a standard subsystem (not a library block).
– The user shall activate the signal logging: right click on a wire, select “Properties”, tab “Logging and accessibility” and then tick “Log signal data”.
The framework will list logged signals and create a structure containing them.
At every main FLU model iteration, the signal values will be copied at their relevant addresses within the DPRAM.
Related Posts
Event April 9, 2024
Join us Tuesday April 16th at 2.45pm (CEST) – 8.45am (EDT)
Join us next week for a FREE live webinar + Q&A with David Fresneau to discover more about this innovative...
Event March 29, 2024
Silicon Mobility wins the award for best semiconductor solution for next electrified vehicle Architecture!
A moment to be proud of 🙌🏻 We’re incredibly honored to be recognized at the 16th New Energy Vehicle International...
Event March 14, 2024
Join us at 16th NEV, Shanghai – 25-26th
Next Stop: 16th NEV, Shanghai We’re pleased to announce our participation at the 16th NEV International Forum in China...