To understand, improve or debug a FLU model on Hardware, the user requires access to the internal signals at every FLU-iteration (i.e. at the Data rate). Any signal within the main FLU model can be requested to be logged.
In order to trace a signal (wire), the following conditions should be respected:
– The signal must be directly connected to the output port of a standard subsystem (not a library block).
– The user shall activate the signal logging: right click on a wire, select “Properties”, tab “Logging and accessibility” and then tick “Log signal data”.
The framework will list logged signals and create a structure containing them.
At every main FLU model iteration, the signal values will be copied at their relevant addresses within the DPRAM.
For more information on Silicon Mobility and the OLEA product suiteContact us
Blog May 16, 2023
JOIN US ! EV TECH EXPO (The battery Show) 23-25 May, Stuttgart
Countdown: 1 Week Until EV TECH EXPO EUROPE 2023! Get ready for the most exciting event of the year!...
Event May 3, 2023
PCIM : 9-11 May 2023
The Premier event of Power Electronics Get ready for an event unlike any other! Don’t miss the excitement and...
Event April 14, 2023
Free webinar: Customize an efficient and performant SiC inverter with reference design
Join us at our free webinar to learn how to customize an efficient and performant SiC inverter with reference design...