What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Event In the press April 23, 2025
Accelerate SDV with Next-Gen SoC and Partners.
Join us at this year at Auto Show Shanghai 2025 Intel Automotive Accelerates Software-Defined Vehicles with Next-Gen SoC and Partners....
Event April 18, 2025
ACU U310 Wins 2025 PACE Pilot Award
Intel receives 2025 PACE Pilot Award We are excited to share that our Intel Adaptive Control Unit U310 has...
Event March 3, 2025
Implementation Of A Dynamic Voltage Control Within An X-in-1 Powertrain Domain Controller
Join our live webinar on March 10th at 11:45 am EDT (16:45 pm CET) for a practical use case of...
